最新消息: USBMI致力于为网友们分享Windows、安卓、IOS等主流手机系统相关的资讯以及评测、同时提供相关教程、应用、软件下载等服务。

MP6536 3-Channel Half-Bridge Driver 商品说明书

IT圈 admin 39浏览 0评论

2024年9月11日发(作者:圭晨旭)

MP6536

26V, 5.5A

3-Channel Half-Bridge Driver

The Future of Analog IC Technology

DESCRIPTION

The MP6536 is a 3-channel half-bridge driver

IC intended to drive a 3-phase brushless DC

motor.

The MP6536 features a low-current shutdown

mode, standby mode, input under-voltage

protection, current limit, thermal shutdown, and

fault flag signal output. All channels of the

drivers interface with standard logic signals.

The MP6536 is available in a 40 lead QFN

5mmx5mm package.

FEATURES

 5V to 26V VDD

 ±5.5A Peak Current Output

 Up to 1MHz PWM Frequency

 Protected Integrated Power 0.14Ω Switches

 10ns Switch Dead Time

 All Switches Current Limited

 Internal Under-Voltage Protection

 Internal Thermal Protection

 Short-Circuit Protection

 Fault Output Flag

APPLICATIONS

 3-Phase BLDC Motor Drive

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For

MPS green status, please visit MPS website under Quality Assurance. “MPS”

and “The Future of Analog IC Technology” are Registered Trademarks of

Monolithic Power Systems, Inc.

TYPICAL APPLICATION

VDD

1

0

98765432

B

S

T

1

L

S

1

L

S

1

S

W

1

S

W

1

V

S

P

V

S

P

V

S

P

S

W

2

S

W

2

1

PWM1

PWM2

FAULT

SHDN

PWM3

STBY

FAULT3

FAULT2

N/C

12

PWM1

13

PWM2

14

FAULTB

15

SHDNB

16

PWM3

17

STBYB

18

AGND

19

FLT3B

20

FLT2B

11

LS2

LS2

BST2

40

39

38

MP6536

20

VDR1

AGND

VDR2

BST3

LS3

LS3

37

35,36

34

33

32

31

P

G

N

D

P

G

N

D

N

/

C

2

1

2

2

2

3

2

4

2

5

2

6

2

7

2

8

2

9

3

0

S

W

3

S

W

3

N

/

C

V

S

P

V

S

P

V

S

P

N

/

C

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

1

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

ORDERING INFORMATION

Part Number* Package Top Marking

MP6536DU QFN-40 (5mmx5mm) See Below

* For Tape & Reel, add suffix –Z (e.g. MP6536DU–Z);

For RoHS, compliant packaging, add suffix –LF (e.g. MP6536DU–LF–Z).

TOP MARKING

MPS: MPS Prefix:

YY: Year Code;

WW: Week Code:

MP6536: Part Number;

LLLLLLL: Lot number;

PACKAGE REFERENCE

TOP VIEW

A

G

N

D

V

D

R

1

A

G

N

D

V

D

R

2

B

S

T

2

L

S

2

L

S

2

B

S

T

3

L

S

3

3

2

L

S

3

3

1

4

0

3

9

3

8

3

7

3

6

3

5

3

4

SW2

SW2

VSP

VSP

VSP

SW1

SW1

LS1

LS1

BST1

3

3

1

2

3

4

5

6

7

8

9

10

P

W

M

3

1

6

P

W

M

2

1

3

F

A

U

L

T

B

1

4

S

H

D

N

B

1

5

P

W

M

1

1

2

S

T

B

Y

B

1

7

F

L

T

3

B

1

9

A

G

N

D

1

8

F

L

T

2

B

2

0

1

1

30

29

28

27

26

25

24

23

22

21

SW3

SW3

VSP

VSP

VSP

NC

NC

PGND

PGND

NC

N

C

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

2

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

ABSOLUTE MAXIMUM RATINGS

(1)

VSP Supply Voltage ..................................... 28V

SWx Voltage ........................ -0.3V to V

DD

+ 0.3V

BSTx to SWx ................................... -0.3V to +6V

Voltage at All Other Pins ................. -0.3V to +6V

Continuous Power Dissipation.. (T

A

= +25°C)

(2)

………………………………………….… ...4.2W

Storage Temperature ................ -55C to +150C

Junction Temperature ............................... 150°C

Lead Temperature .................................... 260°C

Thermal Resistance

(4)

θ

JA

θ

JC

QFN-40 (5mmx5mm) .............. 36 ........ 8 .... C/W

Notes:

1) Exceeding these ratings may damage the device.

2) The maximum allowable power dissipation is a function of

the maximum junction temperature T

J

(MAX), the junction-to-

ambient thermal resistance θ

JA

, and the ambient temperature

T

A

. The maximum allowable continuous power dissipation at

any ambient temperature is calculated by P

D

(MAX) = (T

J

(MAX)-T

A

)/θ

JA

. Exceeding the maximum allowable power

dissipation produces an excessive die temperature, causing

the regulator to go into thermal shutdown. Internal thermal

shutdown circuitry protects the device from permanent

damage.

3) The device is not guaranteed to function outside of its

operating conditions.

4) Measured on JESD51-7, 4-layer PCB.

Recommended Operating Conditions

(3)

VSP Supply Voltage ........................... 5V to 26V

Operating Junction Temp. (T

J

) . -40°C to +125°C

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

3

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

ELECTRICAL CHARACTERISTICS

V

SP

= 12V, V

SHDNB

= 5V, T

A

= +25C, unless otherwise specified.

Parameters SymbolCondition Min Typ MaxUnits

VSP Operating Current

VSP Shutdown Current

Operating VSP Threshold Low

Operating VSP Threshold High

STBYB Threshold Low

STBYB Threshold High

PWM Input Bias Current

SHDNB Threshold Low

SHDNB Threshold High

PWMx Threshold Low

PWMx Threshold High

SWx On Resistance

(5)

SWx Current Limit

(5)

SWx Switching Frequency

BST Voltage UVLO

BST Current

SWx Rise/Fall Time

(5)

Minimum PWM Pulse Width

Dead Time

(5)

PWMx to SWx Delay Time Rising

PWMx to SWx Delay Time Falling

Thermal Shutdown Temperature

(5)

Thermal Shutdown Hysteresis

Notes:

5) Not production tested.

I

LOAD

= 0A=,PWMx0 2.2 3.5 mA

V

SHDN

= 0V

3.7

24

4

4.4

30

4.8

µA

V

V

0.8 1.0 V

1.6 1.8 V

0.1 1.0 µA

0.8 1.0 V

1.6 1.8 V

0.8 1 V

1.6 1.8 V

V

SP

= 7V, High-Side and Low-

0.14 Ω

Side

5.5 A

V

PWM

= 0V, Sinking

V

PWM

= 5V, Sourcing 5.5 A

V

PWM

= 0 to 5V, 50% Duty Cycle 1 MHz

Falling Value 2.2 V

High-Side MOSFET On, V

BST

-

30 µA

V

SW

=5.5V

V

PWM

= 0V to 5V 5 ns

V

PWM

= 0V to 5V, High or Low

30 ns

Pulse

=I

OUT

±100mA 10 ns

V

PWM

= 0V to 5V 30 ns

V

PWM

= 5V to 0V 30 ns

T

J

Rising

160

C

35

C

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

4

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

PIN FUNCTIONS

Pin # Name Description

1,2 SW2 Output 2. SW2 is valid approximately 100µs after VSP goes high.

Power Supply Input. Connect VSP to the positive side of the input power supply. Bypass

3,4,5 VSP

VSP to PGND as close to the IC as possible.

6,7 SW1 Output 1. SW1 is valid approximately 100µs after VSP goes high.

8,9 LS1 Low-Side Source Connection of SW1.

Bootstrap Supply. BST1 powers the high-side gate of the SW1 stage. Connect a

10 BST1

capacitor (0.1μF or greater) between BST1 and SW1.

11 NC

No Connection. NC

MUST be kept floating.

Driver Logic Input 1

. Drive PWM1 with the signal that controls SW1. Drive PWM high to

12 PWM1

turn on the high-side switch; drive PWM low to turn on the low-side switch.

Driver Logic Input 2. Drive PWM2 with the signal that controls SW2. Drive PWM high to

13 PWM2

turn on the high-side switch; drive PWM low to turn on the low-side switch.

Fault Output. A low output at

FAULT indicates that the MP6536 has detected an over-

14 FAULTB

temperature, over-current, or under-voltage condition. FAULTB is an open-drain output.

15 SHDNB

Shutdown Input

. When SHDNB is low, the IC shuts off.

Driver Logic Input 3.

Drive PWM3 with the signal that controls SW3. Drive PWM high to

16 PWM3

turn on the high-side switch; drive PWM low to turn on the low-side switch.

Standby Input.

Default low (internal pull-down). If driven high, the output of the driver is

17 STBYB

determined by PWM1/2/3. If driven low, all outputs are high impedance.

18 AGND

Analog Ground.

19 FLT3B

Fault Monitor.

For details see the “Fault Output” section. FLT3B is an open-drain output.

20 FLT2B

Fault Monitor.

For details see the “Fault Output” section. FLT2B is an open-drain output.

21 NC

No Connection

. NC MUST be kept floating.

22, 23

24, 25

26,27,

28

29, 30

PGND

NC

VSP

SW3

Power Ground

. Connect the exposed pad on the bottom side to ground plane.

No Connection

. NC MUST be kept floating.

Power Supply Input

. Connect VSP to the positive side of the input power supply. Bypass

VSP to PGND as close to the IC as possible.

Output 3.

SW3 is valid approximately 100µs after VSP goes high.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

5

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

PIN FUNCTIONS

(continued)

Pin #

31, 32

Name

LS3

Description

Low-Side Source Connection of SW3.

Bootstrap Supply.

BST3 powers the high-side gate of the SW3 stage. Connect a

33 BST3

capacitor (0.1μF or greater) between BST3 and SW3.

Gate Drive Supply Bypass.

The voltage at VDR2 is supplied from an internal regulator

34 VDR2

from VSP. VDR2 powers the internal circuitry and internal MOSFET gate drive for the SW3

output stage. Bypass VDR2 to PGND with a 0.1μF to 10μF capacitor.

35, 36 AGND

Analog Ground.

Gate Drive Supply Bypass.

The voltage at VDR1 is supplied from an internal regulator

37 VDR1

from VSP. VDR1 powers the internal circuitry and internal MOSFET gate drive for the SW1

and SW2 output stages. Bypass VDR1 to PGND with a 0.1μF to 10μF capacitor.

Bootstrap Supply.

BST2 powers the high-side gate of the SW2 stage. Connect a

38 BST2

capacitor (0.1μF or greater) between BST2 and SW2.

39,40 LS2

Low-Side Source Connection of the SW2.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

6

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

TYPICAL PERFORMANCE CHARACTERISTICS

V

SP

= 24V, V

SHDNB

= 5V, R

LOAD

= 8Ω, T

A

= +25ºC, unless otherwise noted.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

7

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

BLOCK DIAGRAM

LSx

FIGURE 1. Function Block Diagram (1 Half-Bridge Channel Only)

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

8

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

OPERATION

The MP6536 is a 3-channel half-bridge driver

intended to drive a brushless DC motor. The

output is in phase with the input, and the dead

time is optimized for symmetrical performance,

regardless of load conditions.

When SHDN is low, all channels are off. When

STBYB is pulled low, it causes the outputs of all

the channels to go into high impedance. However,

when the voltage across BST1/2/3 and SW1/2/3

drops low significantly, the bottom MOSFET is

turned on to refresh the external bootstrap

capacitor. Connecting a capacitor (0.1μF or

greater) between BST and SW (as the bootstrap

capacitor) is recommended.

In order to prevent erratic operation, two under-

voltage lockout (UVLO) circuits are used. One

ensures that the supply for the bottom gate drive

circuit is sufficiently high, and the other is for the

top gate driver.

Fault Protection

To protect the power MOSFETs, an internal

current limit of 5.5A is set for all MOSFETs.

When this limit is reached, all MOSFETs of the

over-current bridge channel will go into high

impedance for a fixed duration (30µs

approximately) before resuming normal operation.

Thermal monitoring is integrated into the MP6536.

If the die temperature rises above 160ºC, all

switches are turned off. The temperature must

fall below 125ºC before normal operation

resumes.

5V

R

MP6536

FAULTB

C

STBYB

FIGURE 2. Fault Protection Enhancement Circuit

Fault Output

The MP6536 includes an open drain, active-low

fault indicator output (FAULTB). A fault is

indicated if one of the following conditions is

detected:

1. The current limit is tripped.

2. Thermal shutdown is tripped.

A fault on any channel causes FAULTB to pull

low. Once the fault is removed, the MP6536

resumes normal operation.

Do not apply more than 6V to FAULTB.

Error Reporting

The MP6536 has two fault monitor pins (FLT3B

and FLT2B), which are active low open-drain

outputs. They provide protection-mode signaling

to a PWM controller or another system control

device (see Table 1).

TABLE 1. Fault Output Logic

OCP OTP UVP FLTB2 FLTB3

0 0 0 1 1

0 0 1 0 1

0 1 0 1 0

1 0 0 0 0

To enhance the robustness of the device under a

short-circuit condition, a capacitor can be

connected to FAULTB (see Fig. 2). The time

constant of the RC must be greater than 50ms

for the FAULTB node to reach 2V. Under a short-

circuit condition, the FAULTB node re-sets to

zero, and the part is placed in standby mode until

the voltage at STBYB is above 2V.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

9

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

PACKAGE INFORMATION

QFN-40 (5x5mm)

PIN 1 ID

0.30x45°TYP.

PIN 1 ID

MARKING

PIN 1 ID

INDEX AREA

TOP VIEW

BOTTOM VIEW

SIDE VIEW

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.

2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD

FLASH.

3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.

4) DRAWING CONFIRMS TO JEDEC MO-220, VARIATION

VHHE-1

5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third

party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not

assume any legal responsibility for any said applications.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

10

2024年9月11日发(作者:圭晨旭)

MP6536

26V, 5.5A

3-Channel Half-Bridge Driver

The Future of Analog IC Technology

DESCRIPTION

The MP6536 is a 3-channel half-bridge driver

IC intended to drive a 3-phase brushless DC

motor.

The MP6536 features a low-current shutdown

mode, standby mode, input under-voltage

protection, current limit, thermal shutdown, and

fault flag signal output. All channels of the

drivers interface with standard logic signals.

The MP6536 is available in a 40 lead QFN

5mmx5mm package.

FEATURES

 5V to 26V VDD

 ±5.5A Peak Current Output

 Up to 1MHz PWM Frequency

 Protected Integrated Power 0.14Ω Switches

 10ns Switch Dead Time

 All Switches Current Limited

 Internal Under-Voltage Protection

 Internal Thermal Protection

 Short-Circuit Protection

 Fault Output Flag

APPLICATIONS

 3-Phase BLDC Motor Drive

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For

MPS green status, please visit MPS website under Quality Assurance. “MPS”

and “The Future of Analog IC Technology” are Registered Trademarks of

Monolithic Power Systems, Inc.

TYPICAL APPLICATION

VDD

1

0

98765432

B

S

T

1

L

S

1

L

S

1

S

W

1

S

W

1

V

S

P

V

S

P

V

S

P

S

W

2

S

W

2

1

PWM1

PWM2

FAULT

SHDN

PWM3

STBY

FAULT3

FAULT2

N/C

12

PWM1

13

PWM2

14

FAULTB

15

SHDNB

16

PWM3

17

STBYB

18

AGND

19

FLT3B

20

FLT2B

11

LS2

LS2

BST2

40

39

38

MP6536

20

VDR1

AGND

VDR2

BST3

LS3

LS3

37

35,36

34

33

32

31

P

G

N

D

P

G

N

D

N

/

C

2

1

2

2

2

3

2

4

2

5

2

6

2

7

2

8

2

9

3

0

S

W

3

S

W

3

N

/

C

V

S

P

V

S

P

V

S

P

N

/

C

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

1

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

ORDERING INFORMATION

Part Number* Package Top Marking

MP6536DU QFN-40 (5mmx5mm) See Below

* For Tape & Reel, add suffix –Z (e.g. MP6536DU–Z);

For RoHS, compliant packaging, add suffix –LF (e.g. MP6536DU–LF–Z).

TOP MARKING

MPS: MPS Prefix:

YY: Year Code;

WW: Week Code:

MP6536: Part Number;

LLLLLLL: Lot number;

PACKAGE REFERENCE

TOP VIEW

A

G

N

D

V

D

R

1

A

G

N

D

V

D

R

2

B

S

T

2

L

S

2

L

S

2

B

S

T

3

L

S

3

3

2

L

S

3

3

1

4

0

3

9

3

8

3

7

3

6

3

5

3

4

SW2

SW2

VSP

VSP

VSP

SW1

SW1

LS1

LS1

BST1

3

3

1

2

3

4

5

6

7

8

9

10

P

W

M

3

1

6

P

W

M

2

1

3

F

A

U

L

T

B

1

4

S

H

D

N

B

1

5

P

W

M

1

1

2

S

T

B

Y

B

1

7

F

L

T

3

B

1

9

A

G

N

D

1

8

F

L

T

2

B

2

0

1

1

30

29

28

27

26

25

24

23

22

21

SW3

SW3

VSP

VSP

VSP

NC

NC

PGND

PGND

NC

N

C

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

2

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

ABSOLUTE MAXIMUM RATINGS

(1)

VSP Supply Voltage ..................................... 28V

SWx Voltage ........................ -0.3V to V

DD

+ 0.3V

BSTx to SWx ................................... -0.3V to +6V

Voltage at All Other Pins ................. -0.3V to +6V

Continuous Power Dissipation.. (T

A

= +25°C)

(2)

………………………………………….… ...4.2W

Storage Temperature ................ -55C to +150C

Junction Temperature ............................... 150°C

Lead Temperature .................................... 260°C

Thermal Resistance

(4)

θ

JA

θ

JC

QFN-40 (5mmx5mm) .............. 36 ........ 8 .... C/W

Notes:

1) Exceeding these ratings may damage the device.

2) The maximum allowable power dissipation is a function of

the maximum junction temperature T

J

(MAX), the junction-to-

ambient thermal resistance θ

JA

, and the ambient temperature

T

A

. The maximum allowable continuous power dissipation at

any ambient temperature is calculated by P

D

(MAX) = (T

J

(MAX)-T

A

)/θ

JA

. Exceeding the maximum allowable power

dissipation produces an excessive die temperature, causing

the regulator to go into thermal shutdown. Internal thermal

shutdown circuitry protects the device from permanent

damage.

3) The device is not guaranteed to function outside of its

operating conditions.

4) Measured on JESD51-7, 4-layer PCB.

Recommended Operating Conditions

(3)

VSP Supply Voltage ........................... 5V to 26V

Operating Junction Temp. (T

J

) . -40°C to +125°C

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

3

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

ELECTRICAL CHARACTERISTICS

V

SP

= 12V, V

SHDNB

= 5V, T

A

= +25C, unless otherwise specified.

Parameters SymbolCondition Min Typ MaxUnits

VSP Operating Current

VSP Shutdown Current

Operating VSP Threshold Low

Operating VSP Threshold High

STBYB Threshold Low

STBYB Threshold High

PWM Input Bias Current

SHDNB Threshold Low

SHDNB Threshold High

PWMx Threshold Low

PWMx Threshold High

SWx On Resistance

(5)

SWx Current Limit

(5)

SWx Switching Frequency

BST Voltage UVLO

BST Current

SWx Rise/Fall Time

(5)

Minimum PWM Pulse Width

Dead Time

(5)

PWMx to SWx Delay Time Rising

PWMx to SWx Delay Time Falling

Thermal Shutdown Temperature

(5)

Thermal Shutdown Hysteresis

Notes:

5) Not production tested.

I

LOAD

= 0A=,PWMx0 2.2 3.5 mA

V

SHDN

= 0V

3.7

24

4

4.4

30

4.8

µA

V

V

0.8 1.0 V

1.6 1.8 V

0.1 1.0 µA

0.8 1.0 V

1.6 1.8 V

0.8 1 V

1.6 1.8 V

V

SP

= 7V, High-Side and Low-

0.14 Ω

Side

5.5 A

V

PWM

= 0V, Sinking

V

PWM

= 5V, Sourcing 5.5 A

V

PWM

= 0 to 5V, 50% Duty Cycle 1 MHz

Falling Value 2.2 V

High-Side MOSFET On, V

BST

-

30 µA

V

SW

=5.5V

V

PWM

= 0V to 5V 5 ns

V

PWM

= 0V to 5V, High or Low

30 ns

Pulse

=I

OUT

±100mA 10 ns

V

PWM

= 0V to 5V 30 ns

V

PWM

= 5V to 0V 30 ns

T

J

Rising

160

C

35

C

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

4

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

PIN FUNCTIONS

Pin # Name Description

1,2 SW2 Output 2. SW2 is valid approximately 100µs after VSP goes high.

Power Supply Input. Connect VSP to the positive side of the input power supply. Bypass

3,4,5 VSP

VSP to PGND as close to the IC as possible.

6,7 SW1 Output 1. SW1 is valid approximately 100µs after VSP goes high.

8,9 LS1 Low-Side Source Connection of SW1.

Bootstrap Supply. BST1 powers the high-side gate of the SW1 stage. Connect a

10 BST1

capacitor (0.1μF or greater) between BST1 and SW1.

11 NC

No Connection. NC

MUST be kept floating.

Driver Logic Input 1

. Drive PWM1 with the signal that controls SW1. Drive PWM high to

12 PWM1

turn on the high-side switch; drive PWM low to turn on the low-side switch.

Driver Logic Input 2. Drive PWM2 with the signal that controls SW2. Drive PWM high to

13 PWM2

turn on the high-side switch; drive PWM low to turn on the low-side switch.

Fault Output. A low output at

FAULT indicates that the MP6536 has detected an over-

14 FAULTB

temperature, over-current, or under-voltage condition. FAULTB is an open-drain output.

15 SHDNB

Shutdown Input

. When SHDNB is low, the IC shuts off.

Driver Logic Input 3.

Drive PWM3 with the signal that controls SW3. Drive PWM high to

16 PWM3

turn on the high-side switch; drive PWM low to turn on the low-side switch.

Standby Input.

Default low (internal pull-down). If driven high, the output of the driver is

17 STBYB

determined by PWM1/2/3. If driven low, all outputs are high impedance.

18 AGND

Analog Ground.

19 FLT3B

Fault Monitor.

For details see the “Fault Output” section. FLT3B is an open-drain output.

20 FLT2B

Fault Monitor.

For details see the “Fault Output” section. FLT2B is an open-drain output.

21 NC

No Connection

. NC MUST be kept floating.

22, 23

24, 25

26,27,

28

29, 30

PGND

NC

VSP

SW3

Power Ground

. Connect the exposed pad on the bottom side to ground plane.

No Connection

. NC MUST be kept floating.

Power Supply Input

. Connect VSP to the positive side of the input power supply. Bypass

VSP to PGND as close to the IC as possible.

Output 3.

SW3 is valid approximately 100µs after VSP goes high.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

5

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

PIN FUNCTIONS

(continued)

Pin #

31, 32

Name

LS3

Description

Low-Side Source Connection of SW3.

Bootstrap Supply.

BST3 powers the high-side gate of the SW3 stage. Connect a

33 BST3

capacitor (0.1μF or greater) between BST3 and SW3.

Gate Drive Supply Bypass.

The voltage at VDR2 is supplied from an internal regulator

34 VDR2

from VSP. VDR2 powers the internal circuitry and internal MOSFET gate drive for the SW3

output stage. Bypass VDR2 to PGND with a 0.1μF to 10μF capacitor.

35, 36 AGND

Analog Ground.

Gate Drive Supply Bypass.

The voltage at VDR1 is supplied from an internal regulator

37 VDR1

from VSP. VDR1 powers the internal circuitry and internal MOSFET gate drive for the SW1

and SW2 output stages. Bypass VDR1 to PGND with a 0.1μF to 10μF capacitor.

Bootstrap Supply.

BST2 powers the high-side gate of the SW2 stage. Connect a

38 BST2

capacitor (0.1μF or greater) between BST2 and SW2.

39,40 LS2

Low-Side Source Connection of the SW2.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

6

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

TYPICAL PERFORMANCE CHARACTERISTICS

V

SP

= 24V, V

SHDNB

= 5V, R

LOAD

= 8Ω, T

A

= +25ºC, unless otherwise noted.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

7

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

BLOCK DIAGRAM

LSx

FIGURE 1. Function Block Diagram (1 Half-Bridge Channel Only)

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

8

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

OPERATION

The MP6536 is a 3-channel half-bridge driver

intended to drive a brushless DC motor. The

output is in phase with the input, and the dead

time is optimized for symmetrical performance,

regardless of load conditions.

When SHDN is low, all channels are off. When

STBYB is pulled low, it causes the outputs of all

the channels to go into high impedance. However,

when the voltage across BST1/2/3 and SW1/2/3

drops low significantly, the bottom MOSFET is

turned on to refresh the external bootstrap

capacitor. Connecting a capacitor (0.1μF or

greater) between BST and SW (as the bootstrap

capacitor) is recommended.

In order to prevent erratic operation, two under-

voltage lockout (UVLO) circuits are used. One

ensures that the supply for the bottom gate drive

circuit is sufficiently high, and the other is for the

top gate driver.

Fault Protection

To protect the power MOSFETs, an internal

current limit of 5.5A is set for all MOSFETs.

When this limit is reached, all MOSFETs of the

over-current bridge channel will go into high

impedance for a fixed duration (30µs

approximately) before resuming normal operation.

Thermal monitoring is integrated into the MP6536.

If the die temperature rises above 160ºC, all

switches are turned off. The temperature must

fall below 125ºC before normal operation

resumes.

5V

R

MP6536

FAULTB

C

STBYB

FIGURE 2. Fault Protection Enhancement Circuit

Fault Output

The MP6536 includes an open drain, active-low

fault indicator output (FAULTB). A fault is

indicated if one of the following conditions is

detected:

1. The current limit is tripped.

2. Thermal shutdown is tripped.

A fault on any channel causes FAULTB to pull

low. Once the fault is removed, the MP6536

resumes normal operation.

Do not apply more than 6V to FAULTB.

Error Reporting

The MP6536 has two fault monitor pins (FLT3B

and FLT2B), which are active low open-drain

outputs. They provide protection-mode signaling

to a PWM controller or another system control

device (see Table 1).

TABLE 1. Fault Output Logic

OCP OTP UVP FLTB2 FLTB3

0 0 0 1 1

0 0 1 0 1

0 1 0 1 0

1 0 0 0 0

To enhance the robustness of the device under a

short-circuit condition, a capacitor can be

connected to FAULTB (see Fig. 2). The time

constant of the RC must be greater than 50ms

for the FAULTB node to reach 2V. Under a short-

circuit condition, the FAULTB node re-sets to

zero, and the part is placed in standby mode until

the voltage at STBYB is above 2V.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

9

MP6536 - 26V, 5.5A 3-CHANNEL POWER HALF-BRIDGE

PACKAGE INFORMATION

QFN-40 (5x5mm)

PIN 1 ID

0.30x45°TYP.

PIN 1 ID

MARKING

PIN 1 ID

INDEX AREA

TOP VIEW

BOTTOM VIEW

SIDE VIEW

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.

2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD

FLASH.

3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.

4) DRAWING CONFIRMS TO JEDEC MO-220, VARIATION

VHHE-1

5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third

party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not

assume any legal responsibility for any said applications.

MP6536 Rev. 1.01

10/24/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

10

发布评论

评论列表 (0)

  1. 暂无评论